View R8C23_1300516.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

R8C/22 Group, R8C/23 Group
RENESAS MCU
REJ03B0097-0110 Rev.1.10 Mar 16, 2007
1.
Overview
This MCU is built using the high-performance silicon gate CMOS process using the R8C/Tiny Series CPU core and is packaged in a 48-pin plastic molded LQFP. This MCU operates using sophisticated instructions featuring a high level of instruction efficiency. With 1 Mbyte of address space, it is capable of executing instructions at high speed. This MCU is equipped with one CAN module and suited to in-vehicle or FA networking. Furthermore, the data flash (1 KB x 2 blocks) is embedded in the R8C/23 Group. The difference between R8C/22 and R8C/23 Groups is only the existence of the data flash. Their peripheral functions are the same.
1.1
Applications
Automotive, etc.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 1 of 48
R8C/22 Group, R8C/23 Group
1. Overview
1.2
Performance Overview
Table 1.1 outlines the Functions and Specifications for R8C/22 Group and Table 1.2 outlines the Functions and Specifications for R8C/23 Group. Table 1.1
CPU
Functions and Specifications for R8C/22 Group
Item Specification Number of fundamental instructions 89 instructions Minimum instruction execution time 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) Operating mode Single-chip Address space 1 Mbyte Memory capacity Refer to Table 1.3 Product Information of R8C/22 Group Peripheral Ports I/O ports: 41 pins, Input port: 3 pins Function Timers Timer RA: 8 bits x 1 channel, Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer RD: 16 bits x 2 channel (Circuits of input capture and output compare) Timer RE: With compare match function Serial interface 1 channel (UART0) Clock synchronous I/O, UART 1 channel (UART1) UART Clock synchronous serial interface 1 channel I2C bus interface(2), Clock synchronous serial I/O with chip select LIN module Hardware LIN: 1 channel (timer RA, UART0) CAN module 1 channel with 2.0B specification: 16 slots A/D converter 10-bit A/D converter: 1 circuit, 12 channels Watchdog timer 15 bits x 1 channel (with prescaler) Reset start selectable Interrupt Internal: 14 sources, External: 6 sources, Software: 4 sources, Priority level: 7 levels Clock generation circuits 2 circuits XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function. Oscillation stop detection Stop detection of XIN clock oscillation function Voltage detection circuit On-chip Power-on reset circuit include On-chip Electric Supply voltage VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version) Characteristics VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version) VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) Current consumption Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed onchip oscillator stopping) Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip oscillator stopping) Flash Memory Programming and erasure voltage VCC = 2.7 to 5.5 V Programming and erasure endurance 100 times Operating Ambient Temperature -40 to 85C -40 to 125C (option(1)) Package 48-pin mold-plastic LQFP
NOTES: 1. When using options, be sure to inquire about the specification. 2. I2C bus is a registered trademark of Koninklijke Philips Electronics N.V.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 2 of 48
R8C/22 Group, R8C/23 Group
1. Overview
Table 1.2
CPU
Functions and Specifications for R8C/23 Group
Item Specification Number of fundamental instructions 89 instructions Minimum instruction execution time 50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) Operating mode Single-chip Address space 1 Mbyte Memory capacity Refer to Table 1.4 Product Information of R8C/23 Group Peripheral Ports I/O ports: 41 pins, Input port: 3 pins Function Timers Timer RA: 8 bits x 1 channel, Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer RD: 16 bits x 2 channel (Circuits of input capture and output compare) Timer RE: With compare match function Serial interface 1 channel (UART0) Clock synchronous I/O, UART 1 channel (UART1) UART Clock synchronous serial interface 1 channel I2C bus interface(2), Clock synchronous serial I/O with chip select LIN module Hardware LIN: 1 channel (Timer RA, UART0) CAN module 1 channel with 2.0B specification: 16 slots A/D converter 10-bit A/D converter: 1 circuit, 12 channels Watchdog timer 15 bits x 1 channel (with prescaler) Reset start selectable Interrupts Internal: 14 sources, External: 6 sources, Software: 4 sources, Priority level: 7 levels Clock generation circuits 2 circuits XIN clock generation circuit (with on-chip feedback resistor) On-chip oscillator (high speed, low speed) High-speed on-chip oscillator has frequency adjustment function. Oscillation stop detection Stop detection of XIN clock oscillation function Voltage detection circuit On-chip Power-on reset circuit include On-chip Electric Supply voltage VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)(D, J version) Characteristics VCC = 3.0 to 5.5 V (f(XIN) = 16 MHz)(K version) VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) Current consumption Typ. 12.5 mA (VCC = 5 V, f(XIN) = 20 MHz, High-speed onchip oscillator stopping) Typ. 6.0 mA (VCC = 5 V, f(XIN) = 10 MHz, High-speed on-chip oscillator stopping) Flash Memory Programming and erasure voltage VCC = 2.7 to 5.5 V Programming and erasure endurance 10,000 times (data flash) 1,000 times (program ROM) Operating Ambient Temperature -40 to 85C -40 to 125C (option(1)) Package 48-pin mold-plastic LQFP
NOTES: 1. When using options, be sure to inquire about the specification. 2. I2C bus is a registered trademark of Koninklijke Philips Electronics N.V.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 3 of 48
R8C/22 Group, R8C/23 Group
1. Overview
1.3
Block Diagram
Figure 1.1 shows a Block Diagram.
8
8
8
6
3
3
8
I/O port
Port P0
Port P1
Port P2
Port P3
Port P4
Port P6
Timer
A/D converter (10 bits x 12 channels)
UART or clock synchronous serial I/O (8 bits x 1 channel)
System clock generation circuit XIN-XOUT High-speed on-chip oscillator Low-speed on-chip oscillator
Timer RA (8 bits) Timer RB (8 bits) Timer RD (16 bits x 2 channels) Timer RE (8 bits)
UART (8 bits x 1 channel)
I2C bus interface or clock synchronous serial I/O with chip select (8 bits x 1 channel)
CAN module (1 channel)
LIN module (1 channel) Watchdog timer (15 bits)
R8C/Tiny Series CPU core
R0H R1H R2 R3 A0 A1 FB R0L R1L SB USP ISP INTB PC FLG
Memory
ROM(1)
RAM(2)
Multiplier
NOTES: 1. ROM size depends on MCU type. 2. RAM size depends on MCU type.
Figure 1.1
Block Diagram
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 4 of 48
R8C/22 Group, R8C/23 Group
1. Overview
1.4
Product Information
Table 1.3 lists Product Information of R8C/22 Group and Table 1.4 lists Product Information of R8C/23 Group. Table 1.3 Product Information for R8C/22 Group ROM Capacity 32 Kbytes 48 Kbytes 64 Kbytes 32 Kbytes 48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes(1) 32 Kbytes 48 Kbytes 64 Kbytes 96 Kbytes 128 Kbytes(1) RAM Capacity 2 Kbytes 2.5 Kbytes 3 Kbytes 2 Kbytes 2.5 Kbytes 3 Kbytes 5 Kbytes 6 Kbytes 2 Kbytes 2.5 Kbytes 3 Kbytes 5 Kbytes 6 Kbytes Package Type PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A Current of Mar. 2007 Remarks D version Flash memory version J version
Type No. R5F21226DFP (D) R5F21227DFP (D) R5F21228DFP (D) R5F21226JFP R5F21227JFP R5F21228JFP R5F2122AJFP (D) R5F2122CJFP (D) R5F21226KFP R5F21227KFP R5F21228KFP (D) R5F2122AKFP (D) R5F2122CKFP (D)
K version
NOTE: 1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger. (D): Under development
Part number
R 5 F 21 22 6 J FP
Package type: FP: PLQP0048KB-A (0.5 mm pin-pitch, 7 mm square body) Classification D: Operating ambient temperature -40C to 85C (D version) J : Operating ambient temperature -40C to 85C (J version) K : Operating ambient temperature -40C to 125C (K version) ROM capacity 6 : 32 KB 7 : 48 KB 8 : 64 KB A : 96 KB C: 128 KB R8C/22 Group R8C/Tiny Series Memory type F : Flash memory version Renesas MCU Renesas semiconductors
Figure 1.2
Type Number, Memory Size, and Package of R8C/22 Group
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 5 of 48
R8C/22 Group, R8C/23 Group
1. Overview
Table 1.4
Product Information for R8C/23 Group ROM Capacity RAM Capacity Program ROM Data Flash 32 Kbytes 1 Kbyte X 2 2 Kbytes 48 Kbytes 1 Kbyte X 2 2.5 Kbytes 64 Kbytes 1 Kbyte X 2 3 Kbytes 32 Kbytes 1 Kbyte X 2 2 Kbytes 48 Kbytes 1 Kbyte X 2 2.5 Kbytes 64 Kbytes 1 Kbyte X 2 3 Kbytes 96 Kbytes 1 Kbyte X 2 5 Kbytes (1) 1 Kbyte X 2 6 Kbytes 128 Kbytes 1 Kbyte X 2 1 Kbyte X 2 1 Kbyte X 2 1 Kbyte X 2 1 Kbyte X 2 2 Kbytes 2.5 Kbytes 3 Kbytes 5 Kbytes 6 Kbytes Package Type
Current of Mar. 2007 Remarks
Type No. R5F21236DFP (D) R5F21237DFP (D) R5F21238DFP (D) R5F21236JFP R5F21237JFP R5F21238JFP R5F2123AJFP (D) R5F2123CJFP (D)
PLQP0048KB-A D version Flash memory PLQP0048KB-A version PLQP0048KB-A PLQP0048KB-A J version PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A K version PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A PLQP0048KB-A
R5F21236KFP 32 Kbytes R5F21237KFP 48 Kbytes R5F21238KFP (D) 64 Kbytes R5F2123AKFP (D) 96 Kbytes R5F2123CKFP (D) 128 Kbytes(1)
NOTE: 1. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger. (D): Under development
Part number
R 5 F 21 23 6 J FP
Package type: FP: PLQP0048KB-A (0.5 mm pin-pich, 7 mm square body) Classification D: Operating ambient temperature -40C to 85C (D version) J : Operating ambient temperature -40C to 85C (J version) K : Operating ambient temperature -40C to 125C (K version) ROM capacity 6 : 32 KB 7 : 48 KB 8 : 64 KB A : 96 KB C: 128 KB R8C/23 Group R8C/Tiny Series Memory type F : Flash memory version Renesas MCU Renesas semiconductors
Figure 1.3
Type Number, Memory Size, and Package of R8C/23 Group
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 6 of 48
R8C/22 Group, R8C/23 Group
1. Overview
1.5
Pin Assignments
Figure 1.4 shows Pin Assignments (Top View).
P6_7/INT3/RXD1
P1_2/KI2/AN10
Pin assignments (top view)
P1_0/KI0/AN8 P1_1/KI1/AN9 P3_0/TRAO P3_1/TRBO P0_7/AN0
P6_6/INT2/TXD1 26
36
35
34
33
32
31
30
29
28
27
P0_6/AN1 P0_5/AN2 P0_4/AN3 P4_2/VREF P6_0/TREO P6_2/CRX0 P6_1/CTX0 P0_3/AN4 P0_2/AN5 P0_1/AN6 P0_0/AN7 P3_7/SSO
37 38 39 40 41 42 43 44 45 46 47 48
10 11 12 1 2 3 4 5 6 7 8 9
25
P4_5/INT0
P6_3
P6_4
P6_5
24 23 22 21 20
P1_3/KI3/AN11 P1_4/TXD0 P1_5/RXD0/(TRAIO)/(INT1)(2) P1_6/CLK0 P1_7/TRAIO/INT1 P2_0/TRDIOA0/TRDCLK P2_1/TRDIOB0 P2_2/TRDIOC0 P2_3/TRDIOD0 P2_4/TRDIOA1 P2_5/TRDIOB1 P2_6/TRDIOC1
R8C/22 Group, R8C/23 Group
19 18 17 16 15 14 13
P3_3/SSI
P4_3
P4_4
P3_5/SCL/SSCK
P3_4/SDA/SCS
NOTES: 1. P4_7 is an input-only port. 2. Can be assigned to the pin in parentheses by a program.
Package: PLQP0048KB-A 0.5mm pin-pich, 7 mm square body
Figure 1.4
Pin Assignments (Top View)
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 7 of 48
P2_7/TRDIOD1
MODE
P4_7/XOUT
VSS/AVSS
RESET
P4_6/XIN
(1)
VCC/AVCC
R8C/22 Group, R8C/23 Group
1. Overview
1.6
Pin Functions
Table 1.5 lists the Pin Functions and Table 1.6 lists the Pin Name Information by Pin Number. Table 1.5
Type Power Supply Input Analog Power Supply Input Reset Input MODE XIN Clock Input XIN Clock Output VCC VSS AVCC, AVSS RESET MODE XIN XOUT
Pin Functions
Symbol I/O Type I I I I I O Description Apply 2.7 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin. Applies the power supply for the A/D converter. Connect a capacitor between AVCC and AVSS. Input "L" on this pin resets the MCU. Connect this pin to VCC via a resistor. These pins are provided for the XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between the XIN and XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open. INT interrupt input pins. INT0 Timer RD input pins. INT1 Timer RA input pins. Key input interrupt input pins. Timer RA I/O pin. Timer RA output pin. Timer RB output pin. Timer RD I/O ports.
INT Interrupt Input
INT0 to INT3
I
Key Input Interrupt Timer RA Timer RB Timer RD
KI0 to KI3 TRAIO TRAO TRBO TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1 TRDCLK TREO CLK0 RXD0, RXD1 TXD0, TXD1
I I/O O O I/O
I O I/O I O I/O I/O I/O I/O I/O I/O I O I I I/O
External clock input pin. Divided clock output pin. Transfer clock I/O pin. Serial data input pins. Serial data output pins. Clock I/O pin. Data I/O pin. Data I/O pin. Chip-select signal I/O pin. Clock I/O pin. Data I/O pin. CAN data input pin. CAN data output pin. Reference voltage input pin to A/D converter. Analog input pins to A/D converter. CMOS I/O ports. Each port contains an input/output select direction register, allowing each pin in that port to be directed for input or output individually. Any port set to input can select whether to use a pull-up resistor or not by a program.
Timer RE Serial Interface
I2C Bus Interface Clock Synchronous Serial I/O with Chip Select
SCL SDA SSI SCS SSCK SSO CRX0 CTX0
CAN Module
Reference Voltage Input VREF A/D Converter I/O Port AN0 to AN11 P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6_0 to P6_7 P4_2, P4_6, P4_7
Input Port
I
Input only ports.
I: Input
O: Output
I/O: Input and output Page 8 of 48
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
R8C/22 Group, R8C/23 Group
1. Overview
Table 1.6
Pin Name Information by Pin Number
I/O Pin Functions for of Peripheral Modules
Clock Synchronous Serial I/O with Chip Select
Pin Control Pin Number
Port
Interrupt
Timer
Serial Interface
I2C Bus Interface SCL SDA
CAN Module
A/D Converter
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48
P3_5 P3_3 P3_4 MODE P4_3 P4_4 RESET XOUT VSS/AVSS XIN VCC/AVCC P4_7 P4_6 P2_7 P2_6 P2_5 P2_4 P2_3 P2_2 P2_1 P2_0 P1_7 P1_6 P1_5 P1_4 P1_3 P4_5 P6_6 P6_7 P1_2 P1_1 P1_0 P3_1 P3_0 P6_5 P6_4 P6_3 P0_7 P0_6 P0_5 P0_4 P4_2 P6_0 P6_2 P6_1 P0_3 P0_2 P0_1 P0_0 P3_7 TRDIOD1 TRDIOC1 TRDIOB1 TRDIOA1 TRDIOD0 TRDIOC0 TRDIOB0 TRDIOA0/TRDCLK TRAIO (TRAIO)(1) CLK0 RXD0 TXD0
SSCK SSI SCS
INT1 (INT1)(1) KI3 INT0 INT2 INT3 KI2 KI1 KI0
AN11 INT0 TXD1 RXD1 AN10 AN9 AN8 TRBO TRAO
AN0 AN1 AN2 AN3 TREO CRX0 CTX0 AN4 AN5 AN6 AN7 SSO
VREF
NOTE: 1. Can be assigned to the pin in parentheses by a program.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 9 of 48
R8C/22 Group, R8C/23 Group
2. Central Processing Unit (CPU)
2.
Central Processing Unit (CPU)
Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. Of these, R0, R1, R2, R3, A0, A1, and FB comprise a register bank. Two sets of register banks are provided.
b31
b15
b8b7
b0
R2 R3
R0H (high-order of R0) R0L (low-order of R0) R1H (high-order of R1) R1L (low-order of R1)
Data registers(1)
R2 R3 A0 A1 FB
b19 b15 b0
Address registers(1) Frame bass registers(1)
INTBH
INTBL
Interrupt table register
The 4-high order bits of INTB are INTBH and the 16-low order bits of INTB are INTBL.
b19 b0
PC
Program counter
b15
b0
USP ISP SB
b15 b0
User stack pointer Interrupt stack pointer Static base register
FLG
b15 b8 b7 b0
Flag register
IPL
U I OBSZDC
Carry flag Debug flag Zero flag Sign flag Register bank select flag Overflow flag Interrupt enable flag Stack pointer select flag Reserved area Processor interrupt priority level Reserved area
NOTE: 1. A register bank comprises these registers. Two sets of register banks are provided.
Figure 2.1
CPU Registers
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 10 of 48
R8C/22 Group, R8C/23 Group
2. Central Processing Unit (CPU)
2.1
Data Registers (R0, R1, R2 and R3)
R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bit (R0H) and low-order bit (R0L) to be used separately as 8-bit data registers. The same applies to R1H and R1L as R0H and R0L. R2 can be combined with R0 to be used as a 32-bit data register (R2R0). The same applies R3R1 as R2R0.
2.2
Address Registers (A0 and A1)
A0 is a 16-bit register for address register indirect addressing and address register relative addressing. They also are used for transfer, arithmetic and logic operations. The same applies to A1 as A0. A1 can be combined with A0 to be used a 32-bit address register (A1A0).
2.3
Frame Base Register (FB)
FB is a 16-bit register for FB relative addressing.
2.4
Interrupt Table Register (INTB)
INTB, a 20-bit register, indicates the start address of an interrupt vector table.
2.5
Program Counter (PC)
PC, 20 bits wide, indicates the address of an instruction to be executed.
2.6
User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)
The stack pointer (SP), USP and ISP, are 16 bits wide each. The U flag of FLG is used to switch between USP and ISP.
2.7
Static Base Register (SB)
SB is a 16-bit register for SB relative addressing.
2.8
Flag Register (FLG)
FLG is a 11-bit register indicating the CPU status.
2.8.1
Carry Flag (C)
The C flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic and logic unit.
2.8.2
Debug Flag (D)
The D flag is for debug only. Set to 0.
2.8.3
Zero Flag (Z)
The Z flag is set to 1 when an arithmetic operation resulted in 0; otherwise, 0.
2.8.4
Sign Flag (S)
The S flag is set to 1 when an arithmetic operation resulted in a negative value; otherwise, 0.
2.8.5
Register Bank Select Flag (B)
The register bank 0 is selected when the B flag is 0. The register bank 1 is selected when this flag is set to 1.
2.8.6
Overflow Flag (O)
The O flag is set to 1 when the operation resulted in an overflow; otherwise, 0.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 11 of 48
R8C/22 Group, R8C/23 Group
2. Central Processing Unit (CPU)
2.8.7
Interrupt Enable Flag (I)
The I flag enables a maskable interrupt. An interrupt is disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.
2.8.8
Stack Pointer Select Flag (U)
ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers. 0 to 31 is executed.
2.8.9
Processor Interrupt Priority Level (IPL)
IPL, 3 bits wide, assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has greater priority than IPL, the interrupt is enabled.
2.8.10
Reserved Bit
If necessary, set to 0. When read, the content is undefined.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 12 of 48
R8C/22 Group, R8C/23 Group
3. Memory
3.
3.1
Memory
R8C/22 Group
Figure 3.1 shows a Memory Map of R8C/22 Group. The R8C/22 Group has 1 Mbyte of address space from address 00000h to FFFFFh. The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh. The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine. The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5 Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged. Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future user and cannot be accessed by users.
00000h
SFR
(Refer to 4. Special Function Registers (SFRs))
002FFh
00400h
Internal RAM
0XXXXh 01300h 02000h 03000h
Reserved area(1)
0FFDCh
Internal RAM
0SSSSh 0YYYYh
Undefined instruction Overflow BRK instruction Address match Single step
Watchdog timer*oscillation stop detection*voltage detection
Internal ROM (program ROM)
0FFFFh ZZZZZh FFFFFh
Internal ROM(3) (program ROM) Expanding area
0FFFFh
Address break (Reserved) Reset
NOTES: 1. SFR area for CAN is allocated addresses 01300h to 0147Fh. 2. The blank regions are reserved. Do not access locations in these regions. 3. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger. Internal ROM Part Number Size Address 0YYYYh Address ZZZZZh 08000h 04000h 04000h 04000h 04000h 13FFFh 1BFFFh 23FFFh Size 2 Kbytes 2.5 Kbytes 3 Kbytes 5 Kbytes 6 Kbytes R5F21226DFP, R5F21226JFP, R5F21226KFP 32 Kbytes R5F21227DFP, R5F21227JFP, R5F21227KFP 48 Kbytes R5F21228DFP, R5F21228JFP, R5F21228KFP 64 Kbytes R5F2122AJFP, R5F2122AKFP R5F2122CJFP, R5F2122CKFP 96 Kbytes 128 Kbytes Internal RAM Address 0XXXXh Address 0SSSSh 00BFFh 00DFFh 00FFFh 00FFFh 00FFFh 037FFh 03BFFh
Figure 3.1
Memory Map of R8C/22 Group
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 13 of 48
R8C/22 Group, R8C/23 Group
3. Memory
3.2
R8C/23 Group
Figure 3.2 shows a Memory Map of R8C/23 Group. The R8C/23 Group has 1 Mbyte of address space from address 00000h to FFFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM is allocated addresses 04000h to 0FFFFh. The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine. The internal ROM (data flash) is allocated addresses 02400h to 02BFFh. The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged. Special function registers (SFR) are allocated addresses 00000h to 002FFh and 01300h to 0147Fh (SFR area for CAN). The peripheral function control registers are allocated them. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.
00000h
SFR
(Refer to 4. Special Function Registers (SFRs))
002FFh
00400h
Internal RAM
0XXXXh 01300h 02000h 02400h
Reserved area(2)
0FFDCh
Internal ROM (data flash)(1)
02BFFh 03000h 0SSSSh 0YYYYh
Internal RAM Internal ROM (program ROM)
Undefined instruction Overflow BRK instruction Address match Single step
Watchdog timer*oscillation stop detection*voltage detection
0FFFFh ZZZZZh FFFFFh
Internal ROM(4) (program ROM) Expanding area
0FFFFh
Address break (Reserved) Reset
NOTES: 1. Data flash block A (1 Kbyte) and B (1 Kbyte) are shown. 2. SFR area for CAN is allocated addresses 01300h to 0147Fh. 3. The blank regions are reserved. Do not access locations in these regions. 4. Do not use addresses 20000h to 23FFFh because these areas are used for the emulator debugger. Refer to 24. Notes on Emulator Debugger. Internal ROM Size Address 0YYYYh Address ZZZZZh R5F21236DFP, R5F21236JFP, R5F21236KFP 32 Kbytes 08000h R5F21237DFP, R5F21237JFP, R5F21237KFP 48 Kbytes R5F21238DFP, R5F21238JFP, R5F21238KFP 64 Kbytes R5F2123AJFP, R5F2123AKFP R5F2123CJFP, R5F2123CKFP 96 Kbytes 128 Kbytes 04000h 04000h 04000h 04000h 13FFFh 1BFFFh 23FFFh Part Number Internal RAM Address 0XXXXh Address 0SSSSh Size 00BFFh 2 Kbytes 2.5 Kbytes 3 Kbytes 5 Kbytes 6 Kbytes 00DFFh 00FFFh 00FFFh 00FFFh 037FFh 03BFFh
Figure 3.2
Memory Map of R8C/23 Group
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 14 of 48
R8C/22 Group, R8C/23 Group
4. Special Function Registers (SFRs)
4.
Special Function Registers (SFRs)
An SFR (special function register) is a control register for a peripheral function. Table 4.1 to Table 4.13 list the SFR Information. Table 4.1
Address 0000h 0001h 0002h 0003h 0004h 0005h 0006h 0007h 0008h 0009h 000Ah 000Bh 000Ch 000Dh 000Eh 000Fh 0010h 0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh 001Fh 0020h 0021h 0022h 0023h 0024h 0025h 0026h 0030h 0031h 0032h 0033h 0034h 0035h 0036h 0037h 0038h 0039h 003Fh
SFR Information (1)(1)
Register Symbol After reset
Processor Mode Register 0 Processor Mode Register 1 System Clock Control Register 0 System Clock Control Register 1
PM0 PM1 CM0 CM1
00h 00h 01101000b 00100000b
Protect Register Oscillation Stop Detection Register Watchdog Timer Reset Register Watchdog Timer Start Register Watchdog Timer Control Register Address Match Interrupt Register 0
PRCR OCD WDTR WDTS WDC RMAD0
00h 00000100b XXh XXh 00X11111b 00h 00h 00h 00h 00h 00h 00h
Address Match Interrupt Enable Register Address Match Interrupt Register 1
AIER RMAD1
Count Source Protect Mode Register
CSPR
00h 10000000b(8)
High-Speed On-Chip Oscillator Control Register 0 High-Speed On-Chip Oscillator Control Register 1 High-Speed On-Chip Oscillator Control Register 2
FRA0 FRA1 FRA2
00h Value when shipping 00h
Voltage Detection Register 1(2) Voltage Detection Register 2
VCA1 VCA2
00001000b 00h(3) 01000000b(4)
Voltage Monitor 1 Circuit Control Register Voltage Monitor 2 Circuit Control Register(5)
VW1C VW2C
0000X000b(3) 0100X001b(4) 00h
X: Undefined NOTES: 1. The blank regions are reserved. Do not access locations in these regions. 2. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect this register. 3. The LVD0ON bit in the OFS register is set to 1. 4. Power-on reset, voltage monitor 1 reset or the LVD0ON bit in the OFS register is set to 0. 5. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b2 and b3. 6. Software reset, watchdog timer reset, and voltage monitor 2 reset do not affect b7. 7. Software reset, the watchdog timer rest, and the voltage monitor 2 reset do not affect other than the b0 and b6. 8. The CSPROINI bit in the OFS register is 0.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 15 of 48
R8C/22 Group, R8C/23 Group Table 4.2
Address 0040h 0041h 0042h 0043h 0044h 0045h 0046h 0047h 0048h 0049h 004Ah 004Bh 004Ch 004Dh 004Eh 004Fh 0050h 0051h 0052h 0053h 0054h 0055h 0056h 0057h 0058h 0059h 005Ah 005Bh 005Ch 005Dh 005Eh 005Fh 0060h 0061h 0062h 0063h 0064h 0065h 0066h 0067h 0068h 0069h 006Ah 006Bh 006Ch 006Dh 006Eh 006Fh 0070h 0071h 0072h 0073h 0074h 0075h 0076h 0077h 0078h 0079h 007Ah 007Bh 007Ch 007Dh 007Eh 007Fh
4. Special Function Registers (SFRs)
SFR Information (2)(1)
Register Symbol After reset
CAN0 Wake Up Interrupt Control Register CAN0 Successful Reception Interrupt Control Register CAN0 Successful Transmission Interrupt Control Register CAN0 State/Error Interrupt Control Register Timer RD0 Interrupt Control Register Timer RD1 Interrupt Control Register Timer RE Interrupt Control Register
C01WKIC C0RECIC C0TRMIC C01ERRIC TRD0IC TRD1IC TREIC
XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b
Key Input Interrupt Control Register A/D Conversion Interrupt Control Register SSU Interrupt Control Register/IIC Interrupt Control Register(2) UART0 Transmit Interrupt Control Register UART0 Receive Interrupt Control Register UART1 Transmit Interrupt Control Register UART1 Receive Interrupt Control Register INT2 Interrupt Control Register Timer RA Interrupt Control Register Timer RB Interrupt Control Register INT1 Interrupt Control Register INT3 Interrupt Control Register
KUPIC ADIC SSUIC/IICIC S0TIC S0RIC S1TIC S1RIC INT2IC TRAIC TRBIC INT1IC INT3IC
XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XXXXX000b XX00X000b XXXXX000b XXXXX000b XX00X000b XX00X000b
INT0 Interrupt Control Register
INT0IC
XX00X000b
X: Undefined NOTES: 1. The blank regions are reserved. Do not access locations in these regions. 2. Selected by the IICSEL bit in the PMR register.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 16 of 48
R8C/22 Group, R8C/23 Group Table 4.3
Address 0080h 0081h 0082h 0083h 0084h 0085h 0086h 0087h 0088h 0089h 008Ah 008Bh 008Ch 008Dh 008Eh 008Fh 0090h 0091h 0092h 0093h 0094h 0095h 0096h 0097h 0098h 0099h 009Ah 009Bh 009Ch 009Dh 009Eh 009Fh 00A0h 00A1h 00A2h 00A3h 00A4h 00A5h 00A6h 00A7h 00A8h 00A9h 00AAh 00ABh 00ACh 00ADh 00AEh 00AFh 00B0h 00B1h 00B2h 00B3h 00B4h 00B5h 00B6h 00B7h 00B8h 00B9h 00BAh 00BBh 00BCh 00BDh 00BEh 00BFh
4. Special Function Registers (SFRs)
SFR Information (3)(1)
Register Symbol After reset
UART0 Transmit/Receive Mode Register UART0 Bit Rate Generator UART0 Transmit Buffer Register UART0 Transmit/Receive Control Register 0 UART0 Transmit/Receive Control Register 1 UART0 Receive Buffer Register UART1 Transmit/Receive Mode Register UART1 Bit Rate Register UART1 Transmit Buffer Register UART1 Transmit/Receive Control Register 0 UART1 Transmit/Receive Control Register 1 UART1 Receive Buffer Register
U0MR U0BRG U0TB U0C0 U0C1 U0RB U1MR U1BRG U1TB U1C0 U1C1 U1RB
00h XXh XXh XXh 00001000b 00000010b XXh XXh 00h XXh XXh XXh 00001000b 00000010b XXh XXh
SS Control Register H/IIC Bus Control Register 1(2) SS Control Register L/IIC Bus Control Register 2(2) SS Mode Register/IIC Bus Mode Register 1(2) SS Enable Register/IIC Interrupt Enable Register(2) SS Status Register/IIC Bus Status Register(2) SS Mode Register 2/Slave Address Register(2) SS Transmit Data Register/IIC Bus Transmit Data Register(2) SS Receive Data Register/IIC Bus Receive Data Register(2)
SSCRH/ICCR1 SSCRL/ICCR2 SSMR/ICMR SSER/ICIER SSSR/ICSR SSMR2/SAR SSTDR/ICDRT SSRDR/ICDRR
00h 01111101b 00011000b 00h 00h/0000X000b 00h FFh FFh
X: Undefined NOTES: 1. The blank regions are reserved. Do not access locations in these regions. 2. Selected by the IICSEL bit in the PMR register.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 17 of 48
R8C/22 Group, R8C/23 Group Table 4.4
Address 00C0h 00C1h 00C2h 00C3h 00C4h 00C5h 00C6h 00C7h 00C8h 00C9h 00CAh 00CBh 00CCh 00CDh 00CEh 00CFh 00D0h 00D1h 00D2h 00D3h 00D4h 00D5h 00D6h 00D7h 00D8h 00D9h 00DAh 00DBh 00DCh 00DDh 00DEh 00DFh 00E0h 00E1h 00E2h 00E3h 00E4h 00E5h 00E6h 00E7h 00E8h 00E9h 00EAh 00EBh 00ECh 00EDh 00EEh 00EFh 00F0h 00F1h 00F2h 00F3h 00F4h 00F5h 00F6h 00F7h 00F8h 00F9h 00FAh 00FBh 00FCh 00FDh 00FEh 00FFh
4. Special Function Registers (SFRs)
SFR Information (4)(1)
Register A/D Register AD Symbol XXh XXh After reset
A/D Control Register 2 A/D Control Register 0 A/D Control Register 1
ADCON2 ADCON0 ADCON1
00h 00h 00h
Port P0 Register Port P1 Register Port P0 Direction Register Port P1 Direction Register Port P2 Register Port P3 Register Port P2 Direction Register Port P3 Direction Register Port P4 Register Port P4 Direction Register Port P6 Register Port P6 Direction Register
P0 P1 PD0 PD1 P2 P3 PD2 PD3 P4 PD4 P6 PD6
XXh XXh 00h 00h XXh XXh 00h 00h XXh 00h XXh 00h
UART1 Function Select Register
U1SR
XXh
Port Mode Register External Input Enable Register INT Input Filter Select Register Key Input Enable Register Pull-Up Control Register 0 Pull-Up Control Register 1
PMR INTEN INTF KIEN PUR0 PUR1
00h 00h 00h 00h 00h XX00XX00b
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 18 of 48
R8C/22 Group, R8C/23 Group Table 4.5
Address 0100h 0101h 0102h 0103h 0104h 0105h 0106h 0107h 0108h 0109h 010Ah 010Bh 010Ch 010Dh 010Eh 010Fh 0110h 0111h 0112h 0113h 0114h 0115h 0116h 0117h 0118h 0119h 011Ah 011Bh 011Ch 011Dh 011Eh 011Fh 0120h 0121h 0122h 0123h 0124h 0125h 0126h 0127h 0128h 0129h 012Ah 012Bh 012Ch 012Dh 012Eh 012Fh 0130h 0131h 0132h 0133h 0134h 0135h 0136h 0137h 0138h 0139h 013Ah 013Bh 013Ch 013Dh 013Eh 013Fh
4. Special Function Registers (SFRs)
SFR Information (5)(1)
Register Timer RA Control Register Timer RA I/O Control Register Timer RA Mode Register Timer RA Prescaler Register Timer RA Register LIN Control Register LIN Status Register Timer RB Control Register Timer RB One-Shot Control Register Timer RB I/O Control Register Timer RB Mode Register Timer RB Prescaler Register Timer RB Secondary Register Timer RB Primary Symbol TRACR TRAIOC TRAMR TRAPRE TRA LINCR LINST TRBCR TRBOCR TRBIOC TRBMR TRBPRE TRBSC TRBPR After reset 00h 00h 00h FFh FFh 00h 00h 00h 00h 00h 00h FFh FFh FFh
Timer RE Counter Data Register Timer RE Compare Data Register
TRESEC TREMIN
00h 00h
Timer RE Control Register 1 Timer RE Control Register 2 Timer RE Clock Source Select Register
TRECR1 TRECR2 TRECSR
00h 00h 00001000b
Timer RD Start Register Timer RD Mode Register Timer RD PWM Mode Register Timer RD Function Control Register Timer RD Output Master Enable Register 1 Timer RD Output Master Enable Register 2 Timer RD Output Control Register Timer RD Digital Filter Function Select Register 0 Timer RD Digital Filter Function Select Register 1
TRDSTR TRDMR TRDPMR TRDFCR TRDOER1 TRDOER2 TRDOCR TRDDF0 TRDDF1
11111100b 00001110b 10001000b 10000000b FFh 01111111b 00h 00h 00h
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 19 of 48
R8C/22 Group, R8C/23 Group Table 4.6
Address 0140h 0141h 0142h 0143h 0144h 0145h 0146h 0147h 0148h 0149h 014Ah 014Bh 014Ch 014Dh 014Eh 014Fh 0150h 0151h 0152h 0153h 0154h 0155h 0156h 0157h 0158h 0159h 015Ah 015Bh 015Ch 015Dh 015Eh 015Fh 0160h 0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Eh 017Fh
4. Special Function Registers (SFRs)
SFR Information (6)(1)
Register Timer RD Control Register 0 Timer RD I/O Control Register A0 Timer RD I/O Control Register C0 Timer RD Status Register 0 Timer RD Interrupt Enable Register 0 Timer RD PWM Mode Output Level Control Register 0 Timer RD Counter 0 Timer RD General Register A0 Timer RD General Register B0 Timer RD General Register C0 Timer RD General Register D0 Timer RD Control Register 1 Timer RD I/O Control Register A1 Timer RD I/O Control Register C1 Timer RD Status Register 1 Timer RD Interrupt Enable Register 1 Timer RD PWM Mode Output Level Control Register 1 Timer RD Counter 1 Timer RD General Register A1 Timer RD General Register B1 Timer RD General Register C1 Timer RD General Register D1 Symbol TRDCR0 TRDIORA0 TRDIORC0 TRDSR0 TRDIER0 TRDPOCR0 TRD0 TRDGRA0 TRDGRB0 TRDGRC0 TRDGRD0 TRDCR1 TRDIORA1 TRDIORC1 TRDSR1 TRDIER1 TRDPOCR1 TRD1 TRDGRA1 TRDGRB1 TRDGRC1 TRDGRD1 After reset 00h 10001000b 10001000b 11100000b 11100000b 11111000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh 00h 10001000b 10001000b 11000000b 11100000b 11111000b 00h 00h FFh FFh FFh FFh FFh FFh FFh FFh
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 20 of 48
R8C/22 Group, R8C/23 Group Table 4.7
Address 0180h 0181h 0182h 0183h 0184h 0185h 0186h 0187h 0188h 0189h 018Ah 018Bh 018Ch 018Dh 018Eh 018Fh 0190h 0191h 0192h 0193h 0194h 0195h 0196h 0197h 0198h 0199h 019Ah 019Bh 019Ch 019Dh 019Eh 019Fh 01A0h 01A1h 01A2h 01A3h 01A4h 01A5h 01A6h 01A7h 01A8h 01A9h 01AAh 01ABh 01ACh 01ADh 01AEh 01AFh 01B0h 01B1h 01B2h 01B3h 01B4h 01B5h 01B6h 01B7h 01B8h 01B9h 01BAh 01BBh 01FDh 01FEh 01FFh
4. Special Function Registers (SFRs)
SFR Information (7)(1)
Register Symbol After reset
Flash Memory Control Register 4 Flash Memory Control Register 1 Flash Memory Control Register 0
FMR4 FMR1 FMR0
01000000b 1000000Xb 00000001b
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 21 of 48
R8C/22 Group, R8C/23 Group Table 4.8
Address 1300h 1301h 1302h 1303h 1304h 1305h 1306h 1307h 1308h 1309h 130Ah 130Bh 130Ch 130Dh 130Eh 130Fh 1310h 1311h 1312h 1313h 1314h 1315h 1316h 1317h 1318h 1319h 131Ah 131Bh 131Ch 131Dh 131Eh 131Fh 1320h 1321h 1322h 1323h 1324h 1325h 1326h 1327h 1328h 1329h 132Ah 132Bh 132Ch 132Dh 132Eh 132Fh 1330h 1331h 1332h 1333h 1334h 1335h 1336h 1337h 1338h 1339h 133Ah 133Bh 133Ch 133Dh 133Eh 133Fh
4. Special Function Registers (SFRs)
SFR Information (8)(1)
Register CAN0 Message Control Register 0 CAN0 Message Control Register 1 CAN0 Message Control Register 2 CAN0 Message Control Register 3 CAN0 Message Control Register 4 CAN0 Message Control Register 5 CAN0 Message Control Register 6 CAN0 Message Control Register 7 CAN0 Message Control Register 8 CAN0 Message Control Register 9 CAN0 Message Control Register 10 CAN0 Message Control Register 11 CAN0 Message Control Register 12 CAN0 Message Control Register 13 CAN0 Message Control Register 14 CAN0 Message Control Register 15 CAN0 Control Register CAN0 Status Register CAN0 Slot Status Register CAN0 Interrupt Control Register CAN0 Extended ID Register CAN0 Configuration Register CAN0 Receive Error Count Register CAN0 Transmit Error Count Register Symbol C0MCTL0 C0MCTL1 C0MCTL2 C0MCTL3 C0MCTL4 C0MCTL5 C0MCTL6 C0MCTL7 C0MCTL8 C0MCTL9 C0MCTL10 C0MCTL11 C0MCTL12 C0MCTL13 C0MCTL14 C0MCTL15 C0CTLR C0STR C0SSTR C0ICR C0IDR C0CONR C0RECR C0TECR After reset 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h 00h X0000001b XX0X0000b 00h X0000001b 00h 00h 00h 00h 00h 00h XXh XXh 00h 00h
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 22 of 48
R8C/22 Group, R8C/23 Group Table 4.9
Address 1340h 1341h 1342h 1343h 1344h 1345h 1346h 1347h 1348h 1349h 134Ah 134Bh 134Ch 134Dh 134Eh 134Fh 1350h 1351h 1352h 1353h 1354h 1355h 1356h 1357h 1358h 1359h 135Ah 135Bh 135Ch 135Dh 135Eh 135Fh 1360h 1361h 1362h 1363h 1364h 1365h 1366h 1367h 1368h 1369h 136Ah 136Bh 136Ch 136Dh 136Eh 136Fh 1370h 1371h 1372h 1373h 1374h 1375h 1376h 1377h 1378h 1379h 137Ah 137Bh 137Ch 137Dh 137Eh 137Fh
4. Special Function Registers (SFRs)
SFR Information (9)(1)
Register Symbol After reset
CAN0 Acceptance Filter Support Register
C0AFS
XXh XXh
CAN0 Clock Select Register CAN0 Slot 0: Identifier/DLC
CCLKR
CAN0 Slot 0: Data Field
CAN0 Slot 0: Time Stamp CAN0 Slot 1: Identifier/DLC
CAN0 Slot 1: Data Field
CAN0 Slot 1: Time Stamp
XXXX0000b XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 23 of 48
R8C/22 Group, R8C/23 Group Table 4.10
Address 1380h 1381h 1382h 1383h 1384h 1385h 1386h 1387h 1388h 1389h 138Ah 138Bh 138Ch 138Dh 138Eh 138Fh 1390h 1391h 1392h 1393h 1394h 1395h 1396h 1397h 1398h 1399h 139Ah 139Bh 139Ch 139Dh 139Eh 139Fh 13A0h 13A1h 13A2h 13A3h 13A4h 13A5h 13A6h 13A7h 13A8h 13A9h 13AAh 13ABh 13ACh 13ADh 13AEh 13AFh 13B0h 13B1h 13B2h 13B3h 13B4h 13B5h 13B6h 13B7h 13B8h 13B9h 13BAh 13BBh 13BCh 13BDh 13BEh 13BFh
4. Special Function Registers (SFRs)
SFR Information (10)(1)
Register CAN0 Slot 2: Identifier/DLC Symbol XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh After reset
CAN0 Slot 2: Data Field
CAN0 Slot 2: Time Stamp CAN0 Slot 3: Identifier/DLC
CAN0 Slot 3: Data Field
CAN0 Slot 3: Time Stamp CAN0 Slot 4: Identifier/DLC
CAN0 Slot 4: Data Field
CAN0 Slot 4: Time Stamp CAN0 Slot 5: Identifier/DLC
CAN0 Slot 5: Data Field
CAN0 Slot 5: Time Stamp
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 24 of 48
R8C/22 Group, R8C/23 Group Table 4.11
Address 13C0h 13C1h 13C2h 13C3h 13C4h 13C5h 13C6h 13C7h 13C8h 13C9h 13CAh 13CBh 13CCh 13CDh 13CEh 13CFh 13D0h 13D1h 13D2h 13D3h 13D4h 13D5h 13D6h 13D7h 13D8h 13D9h 13DAh 13DBh 13DCh 13DDh 13DEh 13DFh 13E0h 13E1h 13E2h 13E3h 13E4h 13E5h 13E6h 13E7h 13E8h 13E9h 13EAh 13EBh 13ECh 13EDh 13EEh 13EFh 13F0h 13F1h 13F2h 13F3h 13F4h 13F5h 13F6h 13F7h 13F8h 13F9h 13FAh 13FBh 13FCh 13FDh 13FEh 13FFh
4. Special Function Registers (SFRs)
SFR Information (11)(1)
Register CAN0 Slot 6: Identifier/DLC Symbol XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh After reset
CAN0 Slot 6: Data Field
CAN0 Slot 6: Time Stamp CAN0 Slot 7: Identifier/DLC
CAN0 Slot 7: Data Field
CAN0 Slot 7: Time Stamp CAN0 Slot 8: Identifier/DLC
CAN0 Slot 8: Data Field
CAN0 Slot 8: Time Stamp CAN0 Slot 9: Identifier/DLC
CAN0 Slot 9: Data Field
CAN0 Slot 9: Time Stamp
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 25 of 48
R8C/22 Group, R8C/23 Group Table 4.12
Address 1400h 1401h 1402h 1403h 1404h 1405h 1406h 1407h 1408h 1409h 140Ah 140Bh 140Ch 140Dh 140Eh 140Fh 1410h 1411h 1412h 1413h 1414h 1415h 1416h 1417h 1418h 1419h 141Ah 141Bh 141Ch 141Dh 141Eh 141Fh 1420h 1421h 1422h 1423h 1424h 1425h 1426h 1427h 1428h 1429h 142Ah 142Bh 142Ch 142Dh 142Eh 142Fh 1430h 1431h 1432h 1433h 1434h 1435h 1436h 1437h 1438h 1439h 143Ah 143Bh 143Ch 143Dh 143Eh 143Fh
4. Special Function Registers (SFRs)
SFR Information (12)(1)
Register CAN0 Slot 10: Identifier/DLC Symbol XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh After reset
CAN0 Slot 10: Data Field
CAN0 Slot 10: Time Stamp CAN0 Slot 11: Identifier/DLC
CAN0 Slot 11: Data Field
CAN0 Slot 11: Time Stamp CAN0 Slot 12: Identifier/DLC
CAN0 Slot 12: Data Field
CAN0 Slot 12: Time Stamp CAN0 Slot 13: Identifier/DLC
CAN0 Slot 13: Data Field
CAN0 Slot 13: Time Stamp
X: Undefined NOTE: 1. The blank regions are reserved. Do not access locations in these regions.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 26 of 48
R8C/22 Group, R8C/23 Group Table 4.13
Address 1440h 1441h 1442h 1443h 1444h 1445h 1446h 1447h 1448h 1449h 144Ah 144Bh 144Ch 144Dh 144Eh 144Fh 1450h 1451h 1452h 1453h 1454h 1455h 1456h 1457h 1458h 1459h 145Ah 145Bh 145Ch 145Dh 145Eh 145Fh 1460h 1461h 1462h 1463h 1464h 1465h 1466h 1467h 1468h 1469h 146Ah 146Bh 146Ch 146Dh 146Eh 146Fh 1470h 1471h 1472h 1473h 1474h 1475h FFFFh
4. Special Function Registers (SFRs)
SFR Information (13)(1)
Register CAN0 Slot 14: Identifier/DLC Symbol XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh XXh After reset
CAN0 Slot 14: Data Field
CAN0 Slot 14: Time Stamp CAN0 Slot 15: Identifier/DLC
CAN0 Slot 15: Data Field
CAN0 Slot 15: Time Stamp CAN0 Global Mask Register C0GMR
CAN0 Local Mask A Register
C0LMAR
CAN0 Local Mask B Register
C0LMBR
Option Function Select Register
OFS
(2)
X: Undefined NOTES: 1. The blank regions are reserved. Do not access locations in these regions. 2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 27 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
5.
Electrical Characteristics
Table 5.1
Symbol VCC/AVCC VI VO Pd Topr Tstg Supply voltage Input voltage Output voltage Power dissipation Operating ambient temperature Storage temperature -40C Topr 85C 85C < Topr 125C
Absolute Maximum Ratings
Parameter Condition Rated value -0.3 to 6.5 -0.3 to VCC+0.3 -0.3 to VCC+0.3 300 125 -40 to 85 (D, J version) / -40 to 125 (K version) -65 to 150 Unit V V V mW mW C C
Table 5.2
Symbol VCC/AVCC VSS/AVCC VIH VIL IOH(sum) IOH(peak) IOH(avg) IOL(sum) IOL(peak) IOL(avg) f(XIN)
Recommended Operating Conditions
Parameter Supply voltage Supply voltage Input "H" voltage Input "L" voltage Peak sum output "H" current Peak output "H" current Average output "H" current Peak sum output "L" currents Peak output "L" currents Average output "L" current XIN clock input oscillation frequency 3.0 V VCC 5.5 V -40C Topr 85C 3.0 V VCC 5.5 V -40C Topr 125C 2.7 V VCC < 3.0 V Sum of all Pins IOL (peak) Sum of all Pins IOH (peak) Conditions Standard Min. 2.7 - 0.8VCC 0 - - - - - - 0 0 0 0 0 0 - Typ. - 0 - - - - - - - - - - - - - - 125 Max. 5.5 - VCC 0.2VCC -60 -10 -5 60 10 5 20 16 10 20 16 10 - Unit V V V V mA mA mA mA mA mA MHz MHz MHz MHz MHz MHz kHz
-
System clock
OCD2 = 0 When XIN clock is selected. OCD2 = 1 When on-chip oscillator clock is selected.
3.0 V VCC 5.5 V -40C Topr 85C 3.0 V VCC 5.5 V -40C Topr 125C 2.7 V VCC < 3.0 V FRA01 = 0 When low-speed onchip oscillator clock is selected. FRA01 = 1 When high-speed onchip oscillator clock is selected. 3.0 V VCC 5.5 V -40C Topr 85C FRA01 = 1 When high-speed onchip oscillator clock is selected.
-
-
20
MHz
-
-
10
MHz
NOTES: 1. VCC = 2.7 to 5.5 V at Topr = -40 to 85C (D, J version) / -40 to 125C (K version), unless otherwise specified. 2. The typical values when average output current is 100 ms.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 28 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.3
Symbol - -
A/D Converter Characteristics
Parameter Resolution Absolute Accuracy 10-bit mode 8-bit mode 10-bit mode 8-bit mode Vref = AVCC AD = 10 MHz, Vref = AVCC = 5.0 V AD = 10 MHz, Vref = AVCC = 5.0 V AD = 10 MHz, Vref = AVCC = 3.3 V AD = 10 MHz, Vref = AVCC = 3.3 V Vref = AVCC 10-bit mode 8-bit mode AD = 10 MHz, Vref = AVCC = 5.0 V AD = 10 MHz, Vref = AVCC = 5.0 V Conditions Standard Min. - - - - - 10 3.3 2.8 2.7 0 0.25 1 Without sample & hold With sample & hold Typ. - - - - - - - - - - - - Max. 10 3 2 5 2 40 - - AVCC AVCC 10 10 Unit Bits LSB LSB LSB LSB k s s V V MHz MHz
Rladder tconv Vref VIA -
Resistor ladder Conversion time Reference voltage Analog input voltage(2) A/D operating clock frequency
NOTES: 1. VCC = AVCC = 2.7 to 5.5 V at Topr = -40 to 85C (D, J version) / -40 to 125C (K version), unless otherwise specified. 2. When analog input voltage exceeds reference voltage , A/D conversion result is 3FFh in 10-bit mode, FFh in 8-bit mode.
P0 P1 P2 P3 P4 P6
30pF
Figure 5.1
Ports P0 to P4, P6 Timing Measurement Circuit
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 29 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.4
Symbol - - -
Flash Memory (Program ROM) Electrical Characteristics
Parameter Program/erase endurance(2) Byte program time Block erase time Conditions R8C/22 Group R8C/23 Group Standard Min. 100(3) 1,000(3) - - - 650 0 - 2.7 2.7 0 Ambient temperature = 55C 20 Typ. - - 50 0.4 - - - - - - - - Max. - - 400 9 97 + CPU clock x 6 cycle - - 3 + CPU clock x 4 cycle 5.5 5.5 60 - Unit times times s s s s ns s V V C year
td(SR-SUS) Time delay from suspend request until erase suspend - - - - - - - Interval from erase start/restart until following suspend request Interval from program start/restart until following suspend request Time from suspend until program/erase restart Program, erase voltage Read voltage Program, erase temperature Data hold time(7)
NOTES: 1. VCC=2.7 to 5.5 V at Topr = -40 to 85C (D, J version) / -40 to 125C (K version), unless otherwise specified. 2. Definition of program and erase The program and erase endurance show an erase endurance for every block. If the program and erase endurance is n times (n = 100, 1,000, 10,000), n times erase can be performed for every block. For example, if performing 1-byte write to the distinct addresses on block A of 1 Kbyte block 1,024 times and then erasing that block, program and erase endurance is counted as one time. However, do not perform multiple programs to the same address for one time ease.(disable overwriting). 3. Endurance to guarantee all electrical characteristics after program and erase.(1 to Min. value can be guaranteed). 4. In the case of a system to execute multiple programs, perform one erase after programming as reducing effective reprogram endurance not to leave blank area as possible such as programming write addresses in turn. If programming a set of 16 bytes, programming up to 128 sets and then erasing them one time can reduce effective reprogram endurance. To leave erase endurance for every block as information and determine the restricted endurance are recommended. 5. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur. 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 7. The data hold time includes time that the power supply is off or the clock is not supplied.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 30 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.5
Symbol - - - - -
Flash Memory (Data Flash Block A, Block B) Electrical Characteristics(4)
Parameter Program/erase endurance(2) Byte program time (Program/erase endurance 1,000 times) Byte program time (Program/erase endurance > 1,000 times) Block erase time (Program/erase endurance 1,000 times) Block erase time (Program/erase endurance > 1,000 times) Conditions Standard Min. 10,000(3) - - - - - 650 0 - 2.7 2.7 -40 Ambient temperature = 55C 20 Typ. - 50 65 0.2 0.3 - - - - - - - - Max. - 400 - 9 - 97 + CPU clock x 6 cycle - - 3 + CPU clock x 4 cycle 5.5 5.5 85(8) - Unit times s s s s s s ns s V V C year
td(SR-SUS) Time delay from suspend request until erase suspend - - - - - - - Interval from erase start/restart until following suspend request Interval from program start/restart until following suspend request Time from suspend until program/erase restart Program, erase voltage Read voltage Program, erase temperature Data hold time(9)
NOTES: 1. VCC = 2.7 to 5.5 V at Topr = -40 to 85C (D, J version) / -40 to 125C (K version), unless otherwise specified. 2. Definition of program and erase The program and erase endurance shows an erase endurance for every block. If the program and erase endurance is n times (n = 100, 1,000, 10,000), n times erase can be performed for every block. For example, if performing 1-byte write to the distinct addresses on block A of 1 Kbyte block 1,024 times and then erasing that block, program and erase endurance is counted as one time. However, do not perform multiple programs to the same address for one time ease (disable overwriting). 3. MInimum endurace to guarantee all electrical characteristics after program and erase (1 to Min. value can be guaranteed). 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times are the same as that in program ROM. 5. In the case of a system to execute multiple programs, perform one erase after programming as reducing effective reprogram endurance not to leave blank area as possible such as programming write addresses in turn. If programming a set of 16 bytes, programming up to 128 sets and then erasing them one time can reduce effective reprogram endurance. Additionally, averaging erase endurance for block A and B can reduce effective reprogram endurance more. To leave erase endurance for every block as information and determine the restricted endurance are recommended. 6. If error occurs during block erase, attempt to execute the clear status register command, then the block erase command at least three times until the erase error does not occur. 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative. 8. 125C for K version. 9. The data hold time includes time that the power supply is off or the clock is not supplied.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 31 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Suspend request (Maskable interrupt request)
FMR46
Fixed time
Clock-dependent time
td(SR-SUS)
Access restart
Figure 5.2
Time delay until Suspend
Table 5.6
Symbol Vdet1 - td(E-A) Vccmin
Voltage Detection 1 Circuit Electrical Characteristics
Parameter Voltage detection level(3) Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts(2) MCU operatingvVoltage minimum value VCA26 = 1, VCC = 5.0 V Condition Standard Min. 2.70 - - 2.70 Typ. 2.85 0.6 - - Max. 3.00 - 100 - Unit V A s V
NOTES: 1. The measurement condition is VCC = 2.7 V to 5.5 V and Topr = -40C to 85C (D, J version) / -40C to 125C (K version). 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0. 3. Hold Vdet2 > Vdet1.
Table 5.7
Symbol Vdet2 - - td(E-A)
Voltage Detection 2 Circuit Electrical Characteristics
Parameter Voltage detection level(4) Voltage monitor 2 interrupt request generation time(2) Voltage detection circuit self power consumption Waiting time until voltage detection circuit operation starts(3) VCA27 = 1, VCC = 5.0V Condition Standard Min. 3.3 - - - Typ. 3.6 40 0.6 - Max. 3.9 - - 100 Unit V s A s
NOTES: 1. The measurement condition is VCC = 2.7 V to 5.5 V and Topr = -40C to 85C (D, J version) / -40C to 125C (K version). 2. Time until the voltage monitor 2 interrupt request is generated since the voltage passes Vdet2. 3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA27 bit in the VCA2 register to 0. 4. Hold Vdet2 > Vdet1.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 32 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.8
Symbol Vpor1 Vpor2 trth
Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics(1)
Parameter Power-on reset valid voltage(4) Power-on reset or vlotage monitor 1 valid voltage External power Vcc rise gradient(2) Condition Min. - 0 20 Standard Typ. - - - Max. 0.1 Vdet1 - V V mV/msec Unit
NOTES: 1. Topr = -40C to 85C (D, J version) / -40C to 125C (K version), unless otherwise specified. 2. When the condition is Vcc 1.0, this parameter is not need. 3. To use the power-on reset function, enable voltage monitor 1 reset by setting the LVD1ON bit in the OFS register to 0, the VW1C0 and VW1C6 bits in the VW1C register to 1 respectively, and the VCA26 bit in the VCA2 register to 1. 4. tw(por1) indicates the duration the external power VCC must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30s or more if -20C Topr 125C, maintain tw(por1) for 3,000s or more if -40C Topr < -20C.
Vdet1(3) External power Vcc Vpor1 tw(por1)
Sampling time(1, 2)
Vdet1(3) trth 2.7V trth Vpor2
Internal reset signal ("L" valid) 1 x 32 fOCO-S 1 x 32 fOCO-S
NOTES: 1. Hold the voltage of the MCU operation voltage range (2.7 V or above) within sampling time. 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit for details. 3. Vdet1 indicates the voltage detection level of the voltage detection 1 circuit. Refer to 6. Voltage Detection Circuit for details.
Figure 5.3
Power-on Reset Circuit Electrical Characteristics
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 33 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.9
Symbol fOCO40M fOCO40M fOCO40M fOCO40M fOCO40M fOCO40M - -
High-Speed On-Chip Oscillator Circuit Electrical Characteristics
Parameter High-speed on-chip oscillator frequency when the reset is deasserted High-speed on-chip oscillator frequency temperature dependence High-speed on-chip oscillator frequency temperature dependence High-speed on-chip oscillator frequency temperature dependence High-speed on-chip oscillator frequency temperature dependence High-speed on-chip oscillator frequency temperature dependence The value of the FRA1 register when the reset is deasserted High-speed on-chip oscillator adjustment range Adjust the FRA1 register to -1 bit (the value when the reset is deasserter) VCC = 5.0 V, Topr = 25C Condition VCC = 5.0 V, Topr = 25C VCC = 4.75 V to 5.25 V, 0C Topr 60C(2) VCC = 3.0 V to 5.25 V, -20C Topr 85C(2) VCC = 3.0 V to 5.5 V, -40C Topr 85C(2) VCC = 3.0 V to 5.5 V, -40C Topr 125C(2) VCC = 2.7 V to 5.5 V, -40C Topr 125C(2) Standard Min. - 39.2 38.8 38.4 38.0 37.6 08h - Typ. 40 - - - - - - + 0.3 Max. - 40.8 41.2 41.6 42.0 42.4 F7h - Unit MHz MHz MHz MHz MHz MHz - MHz
- -
Oscillation stability time Self power consumption when high-speed on-chip oscillator oscillating
- -
10 600
100 -
s A
NOTES: 1. VCC = 2.7 V to 5.5 V, Topr = -40C to 85C (D, J version) / -40C to 125C (K version), unless otherwise specified. 2. The standard value shows when the reset is deasserted for the FRA1 register.
Table 5.10
Symbol fOCO-S - -
Low-Speed On-Chip Oscillator Circuit Electrical Characteristics
Parameter Low-speed on-chip oscillator frequency Oscillation stability time Self power consumption when low-speed on-chip oscillator oscillating VCC = 5.0 V, Topr = 25C Condition Standard Min. 40 - - Typ. 125 10 15 Max. 250 100 - Unit kHz s A
NOTE: 1. VCC = 2.7 V to 5.5 V, Topr = -40C to 85C (D, J version) / -40C to 125C (K version), unless otherwise specified.
Table 5.11
Symbol td(P-R) td(R-S)
Power Supply Circuit Timing Characteristics
Parameter Time for internal power supply stabilization during power-on(2) STOP exit time(3) Condition Standard Min. 1 - Typ. - - Max. 2000 150 Unit s s
NOTES: 1. The measurement condition is VCC = 2.7 to 5.5 V and Topr = -40 to 85C (D, J version) / -40 to 125C (K version), unless otherwise specified. 2. Waiting time until the internal power supply generation circuit stabilizes during power-on. 3. Time until CPU clock supply starts since the interrupt is acknowledged to exit stop mode.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 34 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.12
Symbol tSUCYC tHI tLO tRISE tFALL tSU tH tLEAD tLAG tOD tSA tOR
Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)
Parameter SSCK clock cycle time SSCK clock "H" width SSCK clock "L" width SSCK clock rising time SSCK clock falling time SSO, SSI data input setup time SSO, SSI data input hold time SCS setup time SCS hold time SSO, SSI data output delay time SSI slave access time SSI slave out open time Slave Slave Master Slave Master Slave Conditions Standard Min. 4 0.4 0.4 - - - - 100 1 1tCYC + 50 1tCYC + 50 - - - Typ. - - - - - - - - - - - - - - Max. - 0.6 0.6 1 1 1 1 - - - - 1 1tCYC + 100 1tCYC + 100 Unit tCYC(2) tSUCYC tSUCYC tCYC(2) s tCYC(2) s ns tCYC(2) ns ns tCYC(2) ns ns
NOTES: 1. VCC = 2.7 to 5.5 V, VSS = 0 V at Topr = -40 to 85C (D, J version) / -40 to 125C (K version), unless otherwise specified. 2. 1tCYC = 1/f1(s)
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 35 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
4-wire bus communication mode, Master, CPHS = 1
VIH or VOH
SCS (output)
VIH or VOH tHI tFALL tRISE
SSCK (output) (CPOS = 1)
tLO tHI
SSCK (output) (CPOS = 0)
tLO tSUCYC
SSO (output)
tOD
SSI (input)
tSU tH
4-wire bus communication mode, Master, CPHS = 0
VIH or VOH
SCS (output)
VIH or VOH tHI tFALL tRISE
SSCK (output) (CPOS = 1)
tLO tHI
SSCK (output) (CPOS = 0)
tLO tSUCYC
SSO (output)
tOD
SSI (input)
tSU tH
CPHS, CPOS: Bits in SSMR register
Figure 5.4
I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 36 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
4-wire bus communication mode, Slave, CPHS = 1
VIH or VOH
SCS (input)
VIH or VOH tLEAD tHI tFALL tRISE tLAG
SSCK (input) (CPOS = 1)
tLO tHI
SSCK (input) (CPOS = 0)
tLO tSUCYC
SSO (input)
tSU tH
SSI (output)
tSA tOD tOR
4-wire bus communication mode, Slave, CPHS = 0 SCS (input)
VIH or VOH VIH or VOH tLEAD tHI tFALL tRISE tLAG
SSCK (input) (CPOS = 1)
tLO tHI
SSCK (input) (CPOS = 0)
tLO tSUCYC
SSO (input)
tSU tH
SSI (output)
tSA tOD tOR
CPHS, CPOS: Bits in SSMR register
Figure 5.5
I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 37 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
tHI VIH or VOH
SSCK
VIH or VOH tLO tSUCYC
SSO (output)
tOD
SSI (input)
tSU tH
Figure 5.6
I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode)
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 38 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.13
Symbol tSCL tSCLH tSCLL tsf tSP tBUF tSTAH tSTAS tSTOP tSOAS tSDAH
Timing Requirements of I2C Bus Interface(1)
Parameter SCL input cycle time SCL input "H" width SCL input "L" width SCL, SDA input falling time SCL, SDA input spike pulse rejection time SDA input bus-free time Start condition input hole time Retransmit start condition input setup time Stop condition input setup time Data input setup time Data input hold time Conditions Min. 12tCYC + 600(2) 3tCYC + 300(2) 5tCYC + 300(2) -
-
Standard Typ. -
- - - - - - - - - -
Max. -
- -
Unit ns ns ns ns ns ns ns ns ns ns ns
300 1tCYC(2)
- - - - - -
5tCYC(2) 3tCYC(2) 3tCYC(2) 3tCYC(2) 1tCYC + 20(2) 0
NOTES: 1. VCC = 2.7 to 5.5 V, VSS = 0V at Topr = -40 to 85C (D, J version) / -40 to 125C (K version), unless otherwise specified. 2. 1tCYC = 1/f1(s)
VIH
SDA
tBUF VIL tSTAH tSCLH tSTAS tSP tSTOP
SCL
P(2) S(1) tSf tSCLL tSCL Sr(3) tSr tSDAH tSDAS P(2)
NOTES: 1. Start condition 2. Stop condition 3. Retransmit "Start" condition
Figure 5.7
I/O Timing of I2C Bus Interface
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 39 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.14
Symbol VOH
Electrical Characteristics (1) [VCC = 5 V]
Parameter Condition IOH = -5 mA IOH = -200 A Drive capacity HIGH Drive capacity LOW IOL = 5 mA IOL = 200 A Drive capacity HIGH Drive capacity LOW Standard Min. Typ. VCC - 2.0 - VCC - 0.3 - VCC - 2.0 - VCC - 2.0
- - - - - - -
Output "H" Voltage
Except XOUT XOUT
IOH = -1 mA IOH = -500 A
Max. VCC VCC VCC VCC 2.0 0.45 2.0 2.0
-
Unit V V V V V V V V V
VOL
Output "L" Voltage
Except XOUT XOUT
IOL = 1 mA IOL = 500 A
- -
VT+-VT-
Hysteresis
INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO RESET VI = 5 V, Vcc = 5 V VI = 0 V, Vcc = 5 V VI = 0 V, Vcc = 5 V XIN During stop mode
0.1
0.5
0.1
- -
1.0
- -
-
V
A A k M
IIH IIL RPULLUP RfXIN VRAM
Input "H" current Input "L" current Pull-Up Resistance Feedback Resistance RAM Hold Voltage
30 - 2.0
50 1.0
-
5.0 -5.0 167 -
-
V
NOTE: 1. VCC = 4.2 to 5.5 V at Topr = -40 to 85C (D, J version) / -40 to 125C (K version), f(XIN) = 20 MHz, unless otherwise specified.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 40 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.15
Electrical Characteristics (2) [Vcc = 5 V] (Topr = -40 to 85C (D, J version) / -40 to 125C (K version), Unless Otherwise Specified.)
Parameter Condition XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 16MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 High-speed XIN clock off on-chip High-speed on-chip oscillator on fOCO = 10 MHz oscillator Low-speed on-chip oscillator on = 125 kHz mode No division XIN clock off High-speed on-chip oscillator on fOCO= 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 Low-speed XIN clock off on-chip High-speed on-chip oscillator off oscillator Low-speed on-chip oscillator on = 125 kHz mode Divide-by-8 FMR47 = 1 Wait mode XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0 Stop mode XIN clock off Topr = 25C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 Stop mode XIN clock off Topr = 85C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 Stop mode XIN clock off Topr = 125C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 Min. - Standard Typ. Max. 12.5 25.0 Unit mA
Symbol ICC
Power supply current High-clock (VCC = 3.3 to 5.5 V) mode In single-chip mode, the output pins are open and other pins are VSS
-
10.0
20.0
mA
-
6.5
-
mA
-
6.5
-
mA
-
5.0
-
mA
-
3.5
-
mA
-
6.5
13.0
mA
-
3.2
-
mA
-
150
300
A
-
60
120
A
-
38
76
A
-
0.8
3.0
A
-
1.2
-
A
-
4.0
-
A
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 41 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Timing Requirements (Unless Otherwise Specified: VCC = 5 V, VSS = 0 V at Topr = 25C) [VCC = 5 V] Table 5.16
Symbol tc(XIN) tWH(XIN) tWL(XIN) XIN input cycle time XIN input "H" width XIN input "L" width
XIN Input
Parameter Standard Min. Max. 50 - 25 - 25 - Unit ns ns ns
Vcc = 5V tc(XIN) tWH(XIN) XIN input tWL(XIN)
Figure 5.8 Table 5.17
Symbol tc(TRAIO) tWH(TRAIO) tWL(TRAIO)
XIN Input Timing Diagram when VCC = 5 V TRAIO Input
Parameter TRAIO input cycle time TRAIO input "H" width TRAIO input "L" width Standard Min. Max. 100 - 40 - 40 - Unit ns ns ns
Vcc = 5V tc(TRAIO) tWH(TRAIO) TRAIO input tWL(TRAIO)
Figure 5.9
TRAIO Input Timing Diagram when VCC = 5 V
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 42 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.18
Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) i = 0 or 1
Serial Interface
Parameter CLK0 input cycle time CLK0 input "H" width CLK0 input "L" width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time Standard Min. Max. 200 - 100 - 100 - - 50 0 - 50 - 90 - Unit ns ns ns ns ns ns ns
Vcc = 5V tc(CK) tW(CKH) CLK0 tW(CKL) th(C-Q) TXDi td(C-Q) RXDi tsu(D-C) th(C-D)
i = 0 or 1
Figure 5.10 Table 5.19
Symbol tW(INH) tW(INL)
Serial Interface Timing Diagram when VCC = 5 V External Interrupt INTi (i = 0 to 3) Input
Parameter INTi input "H" width INTi input "L" width Standard Min. Max. (1) - 250 250(2)
-
Unit ns ns
NOTES: 1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard. 2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
Vcc = 5V tW(INL) INTi input
i = 0 to 3
tW(INH)
Figure 5.11
External Interrupt INTi Input Timing Diagram when VCC = 5 V
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 43 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.20
Symbol VOH
Electrical Characteristics (3) [VCC = 3 V]
Parameter Condition IOH = -1 mA Drive capacity HIGH Drive capacity LOW IOL = 1 mA Drive capacity HIGH Drive capacity LOW Standard Min. Typ. VCC - 0.5 - VCC - 0.5 - VCC - 0.5
- - - - -
Output "H" voltage
Except XOUT XOUT
IOH = -0.1 mA IOH = -50 A
Max. VCC VCC VCC 0.5 0.5 0.5
-
Unit V V V V V V V
VOL
Output "L" voltage
Except XOUT XOUT
IOL = 0.1 mA IOL = 50 A
- -
VT+-VT-
Hysteresis
INT0, INT1, INT2, INT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, SSI, SCL, SDA, SSO RESET VI = 3 V, Vcc = 3 V VI = 0 V, Vcc = 3 V VI = 0 V, Vcc = 3 V XIN During stop mode
0.1
0.3
0.1
- -
0.4
- -
-
V
A A k M V
IIH IIL RPULLUP RfXIN VRAM
Input "H" current Input "L" current Pull-up resistance Feedback resistance RAM hold voltage
66 - 2.0
160 3.0 -
4.0 -4.0 500 - -
NOTE: 1. VCC = 2.7 to 3.3 V at Topr = -40 to 85C (D, J version) / -40 to 125C (K version), f(XIN) = 10 MHz, unless otherwise specified.
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 44 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.21
Electrical Characteristics (4) [Vcc = 3 V] (Topr = -40 to 85C (D, J version) / -40 to 125C (K version), Unless Otherwise Specified.)
Parameter Condition XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8 High-speed XIN clock off on-chip High-speed on-chip oscillator on fOCO = 10 MHz oscillator Low-speed on-chip oscillator on = 125 kHz mode No division XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8 Low-speed XIN clock off on-chip High-speed on-chip oscillator off oscillator Low-speed on-chip oscillator on = 125 kHz mode Divide-by-8 FMR47 = 1 Wait mode XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA20 = 0 VCA26 = VCA27 = 0 XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA20 = 0 VCA26 = VCA27 = 0 Stop mode XIN clock off Topr = 25C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 Stop mode XIN clock off Topr = 85C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 Stop mode XIN clock off Topr = 125C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA26 = VCA27 = 0 Min. - Standard Typ. Max. 11.5 23.0 Unit mA
Symbol ICC
Power supply current High-clock (VCC = 2.7 to 3.3 V) mode In single-chip mode, the output pins are open and other pins are VSS
-
9.5
19.0
mA
-
6.0
12.0
mA
-
5.5
-
mA
-
4.5
-
mA
-
3.0
-
mA
-
6.3
12.6
mA
-
3.1
-
mA
-
145
290
A
-
56
112
A
-
35
70
A
-
0.7
3.0
A
-
1.1
-
A
-
3.8
-
A
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 45 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Timing Requirements (Unless Otherwise Specified: VCC = 3 V, VSS = 0V at Topr = 25C) [VCC = 3 V] Table 5.22
Symbol tc(XIN) tWH(XIN) tWL(XIN) XIN input cycle time XIN input "H" width XIN input "L" width
XIN Input
Parameter Standard Min. Max. 100 - 40 - 40 - Unit ns ns ns
Vcc = 3V tc(XIN) tWH(XIN) XIN input tWL(XIN)
Figure 5.12 Table 5.23
Symbol tc(TRAIO) tWH(TRAIO) tWL(TRAIO)
XIN Input Timing Diagram when VCC = 3 V TRAIO Input
Parameter TRAIO input Cycle time TRAIO input "H" width TRAIO input "L" width Standard Min. Max. 300 - 120 - 120 - Unit ns ns ns
Vcc = 3V tc(TRAIO) tWH(TRAIO) TRAIO input tWL(TRAIO)
Figure 5.13
TRAIO Input Timing Diagram when VCC = 3 V
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 46 of 48
R8C/22 Group, R8C/23 Group
5. Electrical Characteristics
Table 5.24
Symbol tc(CK) tW(CKH) tW(CKL) td(C-Q) th(C-Q) tsu(D-C) th(C-D) i = 0 or 1
Serial Interface
Parameter CLK0 input cycle time CLK0 input "H" width CLK0 input "L" width TXDi output delay time TXDi hold time RXDi input setup time RXDi input hold time Standard Min. Max. 300 - 150 - 150 - - 80 0 - 70 - 90 - Unit ns ns ns ns ns ns ns
Vcc = 3V tc(CK) tW(CKH) CLK0 tW(CKL) th(C-Q) TXDi td(C-Q) RXDi tsu(D-C) th(C-D)
i = 0 or 1
Figure 5.14 Table 5.25
Symbol tW(INH) tW(INL)
Serial Interface Timing Diagram when VCC = 3 V External Interrupt INTi (i = 0 to 3) Input
Parameter INTi input "H" width INTi input "L" width Standard Min. Max. (1) - 380 380(2)
-
Unit ns ns
NOTES: 1. When selecting the digital filter by the INTi input filter select bit, use the INTi input HIGH width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard. 2. When selecting the digital filter by the INTi input filter select bit, use the INTi input LOW width to the greater value, either (1/digital filter clock frequency x 3) or the minimum value of standard.
Vcc = 3V tW(INL) INTi input
i = 0 to 3
tW(INH)
Figure 5.15
External Interrupt INTi Input Timing Diagram when VCC = 3 V
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 47 of 48
R8C/22 Group, R8C/23 Group
Appendix 1. Package Dimensions
Appendix 1. Package Dimensions
Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.
JEITA Package Code P-LQFP48-7x7-0.50 RENESAS Code PLQP0048KB-A Previous Code 48P6Q-A MASS[Typ.] 0.2g
HD *1
D
36
25 NOTE) 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH. 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET. bp b1 E HE
37
24
c1
*2
c
Reference Symbol
Dimension in Millimeters Min 6.9 6.9 Nom 7.0 7.0 1.4 8.8 8.8 9.0 9.0 9.2 9.2 1.7 0 0.17 0.1 0.22 0.20 0.09 0.145 0.125 0 8 0.5 0.08 0.10 0.75 0.75 0.35 0.5 1.0 0.65 0.20 0.2 0.27 Max 7.1 7.1
Terminal cross section 48 ZE 13
D E A2 HD
1 ZD Index mark
12
HE A A1 A2 F A bp
c
b1 c
A1
L L1
c1
e y e *3 bp Detail F x x y ZD ZE L L1
Rev.1.10 Mar 16, 2007 REJ03B0097-0110
Page 48 of 48
REVISION HISTORY
Rev. 0.10 0.20 Date Mar 08, 2005 Sep 29, 2005
R8C/22 Group, R8C/23 Group Datasheet
Description
Page - - First Edition issued
Summary Words standardized - Clock synchronous serial interface Clock synchronous serial I/O - Chip-select clock synchronous interface(SSU) Clock synchronous serial I/O with chip select - I2C bus interface(IIC) I2C bus interface Table1.1 R8C/22 Group Performance, Table1.2 R8C/23 Group Performance Serial Interface revised: - Clock Synchronous Serial Interface: 1 channel I2C bus Interface (3), Clock synchronous serial I/O with chip select - Power-On Reset Circuit added - Power Consumption value determined Table 1.3 Product Information of R8C/22 Group, Table 1.4 Product Information of R8C/23 Group Date revised. Figure 1.4 Pin Assignment Pin name revised: - P3_5/SSCK(/SCL) P3_5/ SCL/SSCK - P3_4/SCS(/SDA) P3_4/ SDA /SCS - VSS VSS/AVSS - VCC VCC/AVCC - P1_5/RXD0/(TRAIO/INT1) P1_5/RXD0/(TRAIO)/(INT1) - P6_6/INT2/(TXD1) P6_6/INT2/TXD1 - P6_7/INT3/(RXD1) P6_7/INT3/RXD1 - NOTE2 added Table 1.5 Pin Description - Analog Power Supply Input: line added - I2C Bus Interface (IIC) I2C Bus Interface - SSU Clock Synchronous Serial I/O with Chip Select Table 1.6 Pin Name Information by Pin Number revised - Pin Number 1: (SCL) SCL - Pin Number 2: (SDA) SDA - Pin Number 9: VSS VSS/AVSS - Pin Number 11: VCC VCC/AVCC - Pin Number 26: (TXD1) TXD1 - Pin Number 27: (RXD1) RXD1 Table 4.1 SFR Information (1) revised - 0013h: XXXXXX00b 00h Table 4.3 SFR Information (3) revised - 00BCh: 0000X000b 00h/0000X000b Table 4.4 SFR Information (4) revised - 00D6h: 00000XXXb 00h - 00F5h: UART1 Function Select Register added Table 4.5 SFR Information (5) revised - 0104h: TRATR TRA
2, 3
5, 6
7
8
9
15 17 18
19
A-1
REVISION HISTORY
Rev. 0.20 Date Sep 29, 2005
R8C/22 Group, R8C/23 Group Datasheet
Description
Page 20
Summary Table 4.6 SFR Information (6) revised - 0145h: POCR0 TRDPOCR0 - 0146h, 0147h: TRDCNT0 TRD0 - 0148h, 0149h: GRA0 TRDGRA0 - 014Ah, 014Bh: GRB0 TRDGRB0 - 014Ch, 014Dh: GRC0 TRDGRC0 - 014Eh, 014Fh: GRD0 TRDGRD0 - 0155h: POCR1 -> TRDPOCR1 - 0156h, 0157h: TRDCNT1 TRD1 - 0158h, 0159h: GRA1 TRDGRA1 - 015Ah, 015Bh: GRB1 TRDGRB1 - 015Ch, 015Dh: GRC1 TRDGRC1 - 015Eh, 015Fh: GRD1 TRDGRD1 5. Electrical Characteristics added Table 1.1 Functions and Specifications for R8C/22 Group revised. NOTE1 deleted. Table 1.2 Functions and Specifications for R8C/23 Group revised. NOTE1 deleted. Table 1.3 Product Information for R8C/22 roup; "R5F2122AJFP (D)", "R5F2122CJFP (D)", "R5F2122AKFP (D)", "R5F2122CKFP (D)", and NOTE added. Figure 1.2 Type Number, Memory Size, and Package of R8C/22 Group; "A: 96 KB" and "C: 128 KB" added. Table 1.4 Product Information for R8C/23 Group; "R5F2123AJFP (D)", "R5F2123CJFP (D)", "R5F2123AKFP (D)", "R5F2123CKFP (D)", and NOTE added. Figure 1.3 Type Number, Memory Size, and Package of R8C/23 Group; "A: 96 KB" and "C: 128 KB" added. Figure 3.1 Memory Map of R8C/22 Group revised. Figure 3.2 Memory Map of R8C/23 Group revised. Table 4.1 SFR Information (1)(1); NOTE8; "The CSPROINI bit in the OFS register is set to 0." "The CSPROINI bit in the OFS register is 0." revised. Table 5.1 Absolute Maximum Ratings; Power dissipation revised. Table 5.2 Recommended Operating Conditions; System clock revised. Table 5.8 Voltage Monitor 1 Reset Circuit Electrical Characteristics Table 5.8 Power-on Reset Circuit, Voltage Monitor 1 Reset Circuit Electrical Characteristics(1) replaced. Table 5.8 revised. NOTE3 added. Table 5.9 Power-on Reset Circuit Electrical Characteristics deleted. Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised. Table 5.10 High-Speed On-Chip Oscillator Circuit Electrical Characteristics Table 5.9 High-Speed On-Chip Oscillator Circuit Electrical Characteristics revised. A-2
28 1.00 Oct 27, 2006 2 3 5
All pages "Preliminary" and "Under development" deleted
6
13 14 15
28 33
34
REVISION HISTORY
Rev. 1.00 Date Oct 27, 2006
R8C/22 Group, R8C/23 Group Datasheet
Description
Page 40
Summary Table 5.15 Electrical Characteristics (1) [VCC = 5 V] Table 5.14 Electrical Characteristics (1) [VCC = 5 V] revised. RAM Hold Voltage, Min.; "1.8" "2.0" corrected. Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] Table 5.15 Electrical Characteristics (2) [Vcc = 5 V] revised. Wait mode revised. Table 5.21 Electrical Characteristics (3) [VCC = 3 V Table 5.20 Electrical Characteristics (3) [VCC = 3 V] revised. RAM hold voltage, Min.; "1.8" "2.0" corrected. Table 5.22 Electrical Characteristics (4) [Vcc = 3 V] Table 5.21 Electrical Characteristics (4) [Vcc = 3 V] revised. Wait mode revised. D version products added. Relevant descriptions revised because of expanding products - Table 1.1 to 1.4 revised. - Figure 1.2 and 1.3 revised. - Figure 3.1 and 3.2 revised. - Table 5.1 to 5.15 revised. - Table 5.20 and 5.21 revised. Table 4.1 revised; 000Ah: "00XXX000b" "00h", 000Fh: "00011111b" "00X11111b" Table 5.17 and Figure 5.9 revised; "INT1 input" deleted. Table 5.19 and Figure 5.11 revised; "i = 0, 2, 3" "i = 0 to 3" Table 5.23 and Figure 5.13 revised; "INT1 input" deleted. Table 5.25 and Figure 5.15 revised; "i = 0, 2, 3" "i = 0 to 3"
41
44
45
1.10
Mar 16, 2007
-
15
42 43 46 47
A-3
Sales Strategic Planning Div.
Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
Notes: 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document. 2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. 3. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. 4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com ) 5. Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 6. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renesas products. 7. With the exception of products specified by Renesas as suitable for automobile applications, Renesas products are not designed, manufactured or tested for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. If you are considering the use of our products for such purposes, please contact a Renesas sales office beforehand. Renesas shall have no liability for damages arising out of the uses set forth above. 8. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below: (1) artificial life support devices or systems (2) surgical implantations (3) healthcare intervention (e.g., excision, administration of medication, etc.) (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Technology Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications. 9. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges. 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. 11. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. 12. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.
RENESAS SALES OFFICES
Refer to "http://www.renesas.com/en/network" for the latest and detailed information. Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501 Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900 Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898 Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071 Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999 Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001 Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145
http://www.renesas.com
Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510
(c) 2007. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon .7.0

▲Up To Search▲

Price & Availability of R8C23

	To Download R8C23 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .